Using the Electric VLSI Design System

Using the ElectricTM VLSI Design System

| Steven M. Rubin |
July 14, 2000
Version 6.01

# Table of Contents

Chapter I: INTRODUCTION 1: Welcome 2: Requirements 3: UNIX Installation 4: Macintosh Installation 5: Windows Installation 6: Fundamental Concepts 7: The Display 8: The Mouse 9: The Keyboard 10: IC Layout Example 11: Schematics Example | Chapter II: BASIC EDITING 1: Selection 2: Circuit Creation 3: Circuit Deletion 4: Circuit Movement 5: Changing Size 6: Changing Orientation
Chapter III: HIERARCHY 1: Facets 2: Creating and Deleting Facets 3: Creating Instances 4: Examining Instances 5: Moving Up and Down the Hierarchy 6: Ports 7: Facet Information 8: Rearranging Hierarchy 9: Libraries 10: Copying Between Libraries 11: Facet Views 12: Automatic View Generation | Chapter IV: THE DISPLAY 1: Introduction to the Display 2: The Messages Window 3: Creating and Deleting Editing Windows 4: Scaling and Panning 5: Layer Visibility 6: Colors 7: Grids and Alignment 8: The Component Menu 9: Hardcopy 10: Text Windows 11: 3D Display
Chapter V: WIRE PROPERTIES 1: Introduction to Arcs 2: Constraints 3: Setting Constraints 4: Other Arc Properties 5: Default Arc Properties | Chapter VI: ADVANCED EDITING 1: Making Copies 2: Creation Defaults 3: Options 4: Making Arrays 5: Spreading Circuitry 6: Replacing Circuitry 7: Undo Control 8: Text 9: Networks 10: Outline Editing 11: Project Management 12: Interpreters 13: Emergencies
Chapter VII: DESIGN ENVIRONMENTS 1: Technologies 2: Units 3: I/O Specifications 4: The MOS Technologies 5: The MOSIS CMOS Submicron Technology 6: The Schematic Technology 7: The Artwork Technology 8: The FPGA Technology 9: The Generic Technology | Chapter VIII: CREATING NEW ENVIRONMENTS 1: Introduction to Technology Editing 2: Converting between Technologies and Libraries 3: Hierarchies of Technology Libraries 4: Miscellaneous Information 5: The Layer Facets 6: Special Layer Information 7: The Arc Facets 8: The Node Facets 9: How Technology Changes Affect Existing Libraries 10: Examples of Use
Chapter IX: TOOLS 1: Introduction to Tools 2: Design-Rule Checking 3: Electrical-Rule Checking 4: Simulation 5: Routing 6: Network Consistency Checking 7: PLA Generation 8: Pad Frame Generation 9: Silicon Compiler 10: VHDL Compiler 11: Compaction 12: Logical Effort | Chapter X: SIMULATION 1: Introduction to Simulation 2: Simulator Operation 3: VHDL Interface 4: Behavioral Models 5: Simulation Concepts 6: The Gate Entity 7: The Function Entity 8: The Model Entity 9: Documenting the Netlist
Chapter XI: MENU SUMMARY 1: The File Menu 2: The Edit Menu 3: The Facets Menu 4: The Arc Menu 5: The Port Menu 6: The View Menu 7: The Windows Menu 8: The Info Menu 9: The Technology Menu 10: The Tools Menu |

Copyright (c) 2000 Static Free Software.

ElectricTM is a trademark of Static Free Software.

Permission is granted to make and distribute verbatim copies of this manual provided the copyright notice and this permission notice are preserved on all copies.

Permission is granted to copy and distribute modified versions of this manual under the conditions for verbatim copying, provided also that they are labeled prominently as modified versions, that the authors' names and title from this version are unchanged (though subtitles and additional authors' names may be added), and that the entire resulting derived work is distributed under the terms of a permission notice identical to this one.

Permission is granted to copy and distribute translations of this manual into another language, under the above conditions for modified versions.

Next |